A new approach is described for converting a minimal set of test requirements and a set of test vectors into a working test program set (TPS). A test requirements file (TRF) expresses all of the necessary information for testing the logical functions and electrical and switching performance of a device-under-test. The T R F and the test vector files are processed automatically to produce the TPS. Test requirements are audited for correctness or reasonableness, and some types of tests can be generated automatically if their specifications are omitted.
INTRODUCTION
This paper describes the results of an in-house task performed a t the Air Force's Rome Laboratory (RL) to generate test program set (TPS) data for digital microcircuits directly from high-level test requirements. The devices-under-test (DUTs) in this project were evaluation circuits developed under the Radiation-Hardened 32-Bit (RH32) Processor Program. The two RH32 contractor teams (TRW/UTMC and Honeywell) provided test vectors for the evaluation circuits in their own computer-aided design (CAD) and automatic test equipment (ATE) formats, along with "product specification"-style information such as pinout, functionality, and characterization data. Using this information, the RL test team implemented logic tests, as well as tests to characterize the devices' electrical and switching performance on RL's Teradyne 5953 microcircuit tester.
Under the RH32 Program, the TRW/UTMC team delivered a "Pathfinder" chip in a 181-lead package with 141 1/0 pins, Test vectors were provided in a single vector file in GenRad format. Honeywell delivered a RICMOS IV "Evaluation Metal" chip in a 256-lead package with 210 1 / 0 pins. The test vectors were provided as trace files from Mentor Graphics Corp. QuickSim simulations for the individual macros on the chip; the timing conditions varied from vector file to vector file.
BACKGROUND
In general, a TPS consists of all of the components necessary to test a unit-under-test (UUT) or DUT using the target ATE. For equipment-level testing, MIL-STD-2077B [l] (summarized concisely by Dill [2] ) defines these components as the test progmm (the code that controls the ATE), interface device (often called the interface test adapter or test f;zture), and documentatron (information about the TPS and the list of all items needed to test a UUT). For microcircuit or chip-level testing, there are currentlv no TPS development standards other than the TISSS standards outlined later in this section. However, the basic components of a chiplevel T P S are the same as for equipment-level testing, with the development of the test program being the most complex task. For digital microcircuits, the test program is wually composed of three parts: the test vectors (binary or ASCII data that represent values or waveforms forced /measured on DUT pins), the test applacdion program (executable or translatable code that controls the application of the test vectors), and configutrrtion data (used to connect general-purpose test resources to the test fixture).
For many years, the Joint Army/Navy (JAN)
Program has been the most widely-accepted a p proach for providing high quality and highly-reliable microcircuits.' In the simplest cases, Table I 
RATIONALE FOR TEST REQUIREMENTS
An agreement was made that the in-house testing of the RH32 evaluation circuits would use the IN-STEP postprocessor and the WAVES translator for the J953 tester. This meant that the RH32 contractors' test vector sets and "product specifications" needed to be translated into WAVES vector data sets, TDL files, tester resource files, and interface identification files. Test programs would be written for a "virtual TISSS tester." The TISSS data would be processed through the interim translation tools and, using previouslydeveloped J953 test templates, test programs would be created that would be compiled and run in the Teradyne environment. This process is shown in Figure 1 .
The TISSS data formats are intended for the interchange of test data between test environments. There are several consequences of this: the data sets are large; the complex data relationships facilitate automated translation, but not human comprehension; the
strong typing of values and the checks of consistency and completeness mean that it is difficult to incrc mentally develop and debug a TISSS data set. AS an example of the last point, both addition and deletion of a TSETUP-TEST test macro in the TDL file may require editing of the CLOCK-PINS pin group definition in the PINS file. The authors chose to create the WAVES data sets by writing translators for the RH32 contractors' test vector formats, as well as developing a code generator to create the TDL data.
The TDL generator used as its basis a "golden" TDL file created and debugged by the authors for a simple CMOS d u d d-flip-flop. The golden TDL file was dissected into code fragments that were used as templates for the translation program.
Since a translation process was to be performed, the opportunity existed to add both audit and test generation capability with a minimum of additional effort. The details of these capabilities will be given in a later section.
For input to the translation process, a data format called a test requirements file (TRF) was defined. A requirements definrtron approach was used to specify the desired values and tests; the product specifications were converted by describing what was to be tested, not how it was to be tested.' The notation for the TRF was intended to copy as closely as possible the standard terminology used in microcircuit specifications. For example, the V O H~ and 1 0~3 associated with a certain pin would be specified in the T R F as "VOH3 = 3.0 V" and "IOH3 = -1 mA." The tool that converted the test requirements into TDL was called
The TRF is completely non-procedural. Other than the sequentialitv implied in the test vector set(s) specified in a TRF, no test ordering or setup conditions are specified. All of these considerations are accounted for in the golden TDL file and the native ATE templates that. in turn, implement the TDL. This was easy to implement in this case, because TDL is nearly nonprocedural itself.
In TDL, there are essentially no default values: everything is fully specified. The TRF, on the other hand. is designed with the opposite philosophy: nearly evervthing gets a default value unless otherwise specified. Any pins that use the default values for voltages, currents, setup/hold times, etc., get the tests applied "for free." A similar approach had been used succcssfully in an earlier project at RL [Q] .
'The how part was embodied i n the golden TDL file and the ATE templates that implemented the t a t programs on 
WAVES
The full expressive power of WAVES was not necessary for the testing of the RH32 evaluation circuits. In fact, only a small vocabulary of waveforms WM sufficient to translate all of the given test vector sets. A few additional waveforms were defined to permit the systematic generation of switching tests.
For example, a U waveform provided a positive pulse around the positive edge of the clock; this permitted ts (setup) and tH (hold) tests to be implemented in TDLIWAVES.
The set of WAVES characters implemented in this task is shown in Figure 2 . Not shown in the figure are the WAVES character X, which indicates a masked (i.e., "don't compare") output pin, and N, which is a narrow clock pulse.
The WAVES characters shown in Figure 2 were more rigidly defined than they needed to be for implementation on the ATE. However, it was decided to conform to the rigid eight-event framework so as to make it possible t o use the same vocabulary of WAVES characters in a logic and fault simulation environment.
The T R F approach was applied to the problem of testing a digital circuit for RL's Field Failure Return Program (FFRP). The DUT was the 54LS161 synchronous &bit counter [lo] . It was also desired to verify the test vectors using a logic simulator.
WAVES is not yet dlrectly compatible with widelv-A WAVES-TO-PATS translator was developed to convert stimuli (expressed in the supported vocabulary of WAVES characters) into "flat" vectors for Simulation. Each WAVES vector was broken into eight simulation vectors, where the U character, for example, would take on the string of values "01110000."
The logic model to be simulated was modified to add three-state buffers and an additional primary input to enable the buffers only during the eighth simulation cycle.3 Suppression of the output compare during the first seven simulation cycles was necesssIy SO that the measured fault coverage would be based on the same data available to the ATE; this is in accordance with the requirements of MIL-STD-883 Procedure 5012, paragraph 3.4.l(a) [ll] .
The stimulus/response results from the logic simulation procedure were converted back into WAVES using a PATS-TO-WAVES translator. This tool reconstructed the WAVES characters by converting groups of eight simulation vectors at a time. For example, the stimulus string ''00000000" was converted into the WAVES character 0, and the string "1000 11 11" into D. The response strings "ZZZZZZZO" and "ZZZZZZZl" were converted into L and H, respectively.
The process of testing and verifying the FFRP device followed the flow outlined in Figure 3 . First, the TRF and WAVES file for the DUT were generated by hand from the published military specification for available digital logic simulators. However, it is a simple matter t o break each WAVES frame into its component events and treat each event as a separate simulation cycle.
impedance) state.
When disabled, the threestate bnflerr force the primary outputs of the model of the DUT to the Z (high-the device: M38510/315C, device type 04. The TPS created by this procedure worked on the 5953 almost immediately. The only errors in the TPS turned out to be due to omissions in the printed copy of the device specification.
Next, a simulatable model of the FFRP device was created using RL's Netlist Intermediate Form IMF) [12] . The NIF model was then translated into a Hierarchical Integrated Test Simulator (HITS) netlist. Using the WAVES-TO-PATS tool, the WAVES test vectors (including the timing tests) were converted into HITS format and simulated. In parallel with the logic simulation, the TRF and the WAVES vector file for the device were converted into eight TISSS files: TDL, PINS (part of the TDL description), and the six files that constitute a WAVES data set.
Finally, the output of the HITS logic simulation was converted back into WAVES using the PATS-TO-WAVES tool, and was shown to match the detail specification's predicted responses. 
TEST REQUIREMENTS FILE FORMAT
A complete example of a WAVES vector input file as used by the REQ-TO-TDL tool is given in Figure 4 .
The corresponding T R F is given in Figure 5 . The DUT in this example is a (fictitious) positive e d g e triggered d-flip-flop. The pinout for the device is given in Table 1 . The Files section (prefaced by the string "FILES:") identifies the names of the TDL and WAVES templates to be used t o build the output files, and identifies the prefix for the output files. This section also identifies the test vector files to be used to build the WAVES data sets; this example uses the same test vectors for the logic integrity, electrical, and switching tests, but three distinct ftles could have been specified. In this case, the input file will be DFF.PATS, and the six files that will constitute the WAVES data Bet will be DFF-xxx.WAV, where ''XXX" is DUT, FRAMES, GENERATOR, HEADER, LOGIC, and PATTERNS.
The Values section (prefaced by the string "VAL-UES:") assigns the values from the product spedfication to the symbols used in the test program. A cntical part of this section is the definition of the edges for the WAVES frames (reference Figure 2) . Each of the WAVES characters is described in terms of a %om" and a "to" time aligned on edges shown in Figure 2 . For example, the C character (generally used as a positive clock pulse) has its "from" time (corresponding to the rising edge of C) set to the value asmgned t o edge3: its "to" time (corresponding to the falling edge of C) is set to the value assigned to edge5. Characters used in pairs, such as U and D, can have their "fiom" and "to" times set in unison.
Note that there are two kinds of assignment: symbolac and value. An assignment is symbolic unless the value on the right-hand side is enclosed in curly brackets, which forces a lookup of the value assigned to the symbol referenced. For example, the statement "edge3 = 100 ns;" assigns the symbolic value "100 ns" to the symbol edge3. Then, the statement "waves-Cfrom = (edge3);" causes the value "100 ns" to be assigned to the symbol waves-Cfrom. If the curly brackets had been omitted, then the value "edge3" would have been assigned instead to waves-Cfrom. test for FFRP device.
Demonstration of simulation and
The Defaulb section (prefaced by the string " D E FAULTS:") associates the specific symbols (such as VOH1") with the generic symbols (such as "VOH"). Henceforth, if a VOH test is performed, the default minimum d u e for the test will be VOHI unless otherwise specified. Also in this section, test vector numbers are assigned the default value of to force the appropriate test vectors to be found automatically for the voltage output and setup and hold tests.
In the Pins section (prefaced by the string "PINS:") each DUT pin is described once. The description includes the name of the signal, the WAVES column, the terminal on the DUT package, and the test-related information. Data relating to a type of test are grouped in parenthesis, as demonstrated by the setup/hold tests and propagation tests in this example. Multiple tests can be specified with different values. The electrical tests are performed routinely with the default values. The timing tests must have at least the reference times and reference pins specified; defaults are used for the vectors.
TRANSLATION AND AUDITING OF TESTS
This section concentrates on the problem of generating the necessary test data (when they are not specified) from the information contained in the WAVES data sets, and the problem of auditing the validity of the test data that are supplied. reasonableness, where the translator can at most flag the fact that the test is not performed.
The current TISSS tools perform VOL/IOL and VoH/Ic)H tests by forcing a current and measuring a voltage on a given pin on a given test vector. A V c ) H / I O H test can be audited for correctness by ensuring that the specified pin has the value 1 (one of the characters "H+") on the specified vector. A VOH/IOH test can be generated by locating the first vector on which the specified pin has the value 1, and inserting that vector number in the TDL code that implements the test. V"L/IOL tests are audited/generated similarlv by looking for one of the characters "L-" associated with a pin. V~L / I I~, and VIH /If" are tested "functionally" throughout the logic tests for the DUT. These tests are audited for reasonableness by checkmg that every input pin takes both of the values 0 (one of the characters "OCSIDBK") and 1 (one of the characters "ICTJUAK") at least once during the test. This is a check of reasonableness in the sense that if. say, the 0 value is not appiied to an input pin, then V I~, / I I I cannot have been tested for that pin.
Propagation ( t p H L and (tpL13) tests are performed for a measurement (output) signal with respect to a reference (input) signal. These tests can be audited for correctness by ensuring that two conditions are met. First, the reference signal must have a legal input tmmition (one of the characters "CSTJIUDABKN" ) .
Second, the output pin must have a legai output transition: tpHL requires a 1 -+ 0 transition (H or + on the previous cycle, and L or -on the current cycle), and t p L H requires a 0 + 1 transition (L or -on the previous cycle, and H or + on the current cycle).' Setup (ts) and hold (tH) tests (for both 0 and 1) are performed for an input "data" signal with respect to an input "clock" or "latching" signal that serves as the reference. These tests can be audited for correctness ensuring that three conditions are met. First, the tested pin (the data signal) must have a legal setup or hold transition on the measurement vector; legal setup t m m i t i o m are "TDB" for 0 and "SUA" for 1; the legal hold tm7uition.s are "JDB" for 0, and "IUA" for 1. Second, the reference signal must also have a legal input transition. Third, at least one output pin must have a legal output transition (0 -+ 1 or 1 + O).' Setup and hold tests can be generated automatically when a D or B is inserted in the test vector set for tS/tH for 0, and a U or A for tS/tH for 1.
While this can be done manually, the WAVES translators developed for testing the RH32 evaluation circuits inserted these characters automatically. Using the "DBUA" characters allowed the test vector sets to be constructed modularly out of independent groups of test vectors. Otherwise, measurement vector numbers would have t o have been revised repeatedly as modules were added and deleted. The same process for the Honeywell chip tests resulted in a 576-line TRF, again with the entire Pin section created automatically by the translator that converted the QuickSim trace files. Counting only non-vector data, the total number of lines of code for the WAVES data sets, TDL, and PINS files was 66 times the number of lines of code in the original TRF.
STATUS AND FUTURE WORK
For the FFRP device, the ratio of non-vector lines of code was 20.1 to 1, and for the d-flip-flop the ratio was 21.3 to 1. Thus, the savings is greater for test programs for more complex devices. This ratio is expected to decrease when TRSL is implemented.
The TRF approach was particularly useful in developing the TPS for the Honeywell device because the test vector sets were provided as many independent modules. This technique allowed the T P S to be implemented and debugged incrementally, instead of having to trouble-shoot the entire TPS at once.
The REQ -T 0-TD L , WAVES -TOSATS , and PATS-TO-WAVES tools were written in PL/I running on a Data General Eclipse computer. Efforts are currently underwav to port these tools as well M the TDL and WAVES tools to more standard Unixbased computing environments. The REQ-TO-TDL tool will evolve to accommodate changes to TDL and the planned transition to TRSL. It is also planned that translators will be built to create some native ATE test programs directly from the TRF.
CONCLUSIONS
This approach will dramatically reduce the amount of designing, coding, and debugging of TPS software required to test complex devices. Software develop ment costs are generally assumed to be proportional to the number of source lines of code written; so far the TRF approach has provided approximately a 60-to-1 reduction in the number of lines of source code for actual TPSs.
The abilitv automatically generate some types of electrical and switching tests will allow test engineers to more easily perform incremental TPS development, which is a powerful tool for verification and validation of TPS software.
The computer system that hosts these tools is accessible via the internet. Interested parties may write to the authors or send them email (usernames are debanyw, kosiarsn, and nagyj) at 1onex.rl.af.mil. 
